3d5928a168
This patch adds Pipe A plumbing to the already existing parsing and loading functions which is taken care of in the prep patches. Adding MAX_DMC_FW to keep track for both Main and Pipe A DMC while loading the respective blobs. Also adding present field in dmc_info. s/find_dmc_fw_offset/csr_set_dmc_fw_offset. While at it add fw_info_matches_stepping() helper. CSR_PROGRAM() should now take the starting address of the particular blob (Main or Pipe) and not hardcode it. v2: Add dmc_offset and start_mmioaddr fields for dmc_info struct. v3: Add a missing corner cases of stepping-substepping combination in fw_info_matches_stepping() helper. v4: Add macro for start_mmioaddr for V1 package. Simplify code in dmc_set_fw_offset (Lucas) Cc: Souza, Jose <jose.souza@intel.com> Cc: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Anusha Srivatsa <anusha.srivatsa@intel.com> Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20210621191415.29823-3-anusha.srivatsa@intel.com
56 lines
1.3 KiB
C
56 lines
1.3 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __INTEL_DMC_H__
|
|
#define __INTEL_DMC_H__
|
|
|
|
#include "i915_reg.h"
|
|
#include "intel_wakeref.h"
|
|
#include <linux/workqueue.h>
|
|
|
|
struct drm_i915_private;
|
|
|
|
#define DMC_VERSION(major, minor) ((major) << 16 | (minor))
|
|
#define DMC_VERSION_MAJOR(version) ((version) >> 16)
|
|
#define DMC_VERSION_MINOR(version) ((version) & 0xffff)
|
|
|
|
enum {
|
|
DMC_FW_MAIN = 0,
|
|
DMC_FW_PIPEA,
|
|
DMC_FW_MAX
|
|
};
|
|
|
|
struct intel_dmc {
|
|
struct work_struct work;
|
|
const char *fw_path;
|
|
u32 required_version;
|
|
u32 max_fw_size; /* bytes */
|
|
u32 version;
|
|
struct dmc_fw_info {
|
|
u32 mmio_count;
|
|
i915_reg_t mmioaddr[20];
|
|
u32 mmiodata[20];
|
|
u32 dmc_offset;
|
|
u32 start_mmioaddr;
|
|
u32 dmc_fw_size; /*dwords */
|
|
u32 *payload;
|
|
bool present;
|
|
} dmc_info[DMC_FW_MAX];
|
|
|
|
u32 dc_state;
|
|
u32 target_dc_state;
|
|
u32 allowed_dc_mask;
|
|
intel_wakeref_t wakeref;
|
|
};
|
|
|
|
void intel_dmc_ucode_init(struct drm_i915_private *i915);
|
|
void intel_dmc_load_program(struct drm_i915_private *i915);
|
|
void intel_dmc_ucode_fini(struct drm_i915_private *i915);
|
|
void intel_dmc_ucode_suspend(struct drm_i915_private *i915);
|
|
void intel_dmc_ucode_resume(struct drm_i915_private *i915);
|
|
bool intel_dmc_has_payload(struct drm_i915_private *i915);
|
|
|
|
#endif /* __INTEL_DMC_H__ */
|