Chen-Yu Tsai 81e911d0dc clk: sunxi-ng: a83t: Support new timing mode for mmc2 clock
The MMC2 clock supports a new timing mode. When the new mode is active,
the output clock rate is halved.

This patch sets the feature flag for the new timing mode, and adds
a pre-divider based on the mode bit.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2017-08-30 14:01:48 +02:00
..
2017-06-19 17:14:11 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2016-04-15 16:50:04 -07:00
2016-11-16 11:19:20 -08:00
2017-06-15 10:48:08 +03:00
2017-06-19 19:02:42 -07:00
2016-03-02 17:48:26 -08:00
2017-06-02 15:37:45 -07:00
2016-11-09 12:05:50 -08:00
2017-07-17 11:51:10 -07:00
2016-10-23 10:18:45 -07:00