Samuel Holland 3fb3f7164e
riscv: Fix enabling cbo.zero when running in M-mode
When the kernel is running in M-mode, the CBZE bit must be set in the
menvcfg CSR, not in senvcfg.

Cc: <stable@vger.kernel.org>
Fixes: 43c16d51a19b ("RISC-V: Enable cbo.zero in usermode")
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Samuel Holland <samuel.holland@sifive.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20240228065559.3434837-2-samuel.holland@sifive.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
2024-02-29 10:20:16 -08:00
..
2024-01-18 17:25:39 -08:00
2024-01-18 15:16:57 -08:00
2024-01-19 09:10:23 -08:00
2024-01-19 13:36:15 -08:00
2024-01-19 09:10:23 -08:00
2024-01-10 18:13:44 -08:00
2024-01-19 13:30:49 -08:00
2024-01-18 15:01:28 -08:00
2024-01-17 11:27:23 -08:00
2024-01-19 09:10:23 -08:00
2024-01-18 15:01:28 -08:00
2023-09-05 10:09:31 -07:00
2024-01-18 15:01:28 -08:00
2024-01-21 11:04:29 -08:00
2024-01-19 09:10:23 -08:00
2024-01-20 09:24:06 -08:00
2024-01-19 08:08:53 -06:00
2024-01-18 11:37:24 -08:00
2024-01-18 17:25:39 -08:00
2024-01-18 15:01:28 -08:00
2024-01-18 15:16:57 -08:00