3aa883ac8e
In Virtualization case, when one VF is sending too many FLR requests, hypervisor would stop responding to this VF's request for a long period of time. This is called event guard. During this period of cooling time, guest driver should wait instead of doing other things. After this period of time, guest driver would resume reset process and return to normal. Currently, guest driver would wait 12 seconds and return fail if it doesn't get response from host. Solution: extend this waiting time in guest driver and poll response periodically. Poll happens every 6 seconds and it will last for 60 seconds. v2: change the max repetition times from number to macro. Signed-off-by: Jiange Zhao <Jiange.Zhao@amd.com> Acked-by: Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
65 lines
2.2 KiB
C
65 lines
2.2 KiB
C
/*
|
|
* Copyright 2014 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#ifndef __MXGPU_AI_H__
|
|
#define __MXGPU_AI_H__
|
|
|
|
#define AI_MAILBOX_POLL_ACK_TIMEDOUT 500
|
|
#define AI_MAILBOX_POLL_MSG_TIMEDOUT 6000
|
|
#define AI_MAILBOX_POLL_FLR_TIMEDOUT 5000
|
|
#define AI_MAILBOX_POLL_MSG_REP_MAX 11
|
|
|
|
enum idh_request {
|
|
IDH_REQ_GPU_INIT_ACCESS = 1,
|
|
IDH_REL_GPU_INIT_ACCESS,
|
|
IDH_REQ_GPU_FINI_ACCESS,
|
|
IDH_REL_GPU_FINI_ACCESS,
|
|
IDH_REQ_GPU_RESET_ACCESS,
|
|
|
|
IDH_LOG_VF_ERROR = 200,
|
|
};
|
|
|
|
enum idh_event {
|
|
IDH_CLR_MSG_BUF = 0,
|
|
IDH_READY_TO_ACCESS_GPU,
|
|
IDH_FLR_NOTIFICATION,
|
|
IDH_FLR_NOTIFICATION_CMPL,
|
|
IDH_SUCCESS,
|
|
IDH_FAIL,
|
|
IDH_QUERY_ALIVE,
|
|
|
|
IDH_TEXT_MESSAGE = 255,
|
|
};
|
|
|
|
extern const struct amdgpu_virt_ops xgpu_ai_virt_ops;
|
|
|
|
void xgpu_ai_mailbox_set_irq_funcs(struct amdgpu_device *adev);
|
|
int xgpu_ai_mailbox_add_irq_id(struct amdgpu_device *adev);
|
|
int xgpu_ai_mailbox_get_irq(struct amdgpu_device *adev);
|
|
void xgpu_ai_mailbox_put_irq(struct amdgpu_device *adev);
|
|
|
|
#define AI_MAIBOX_CONTROL_TRN_OFFSET_BYTE SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_CONTROL) * 4
|
|
#define AI_MAIBOX_CONTROL_RCV_OFFSET_BYTE SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_CONTROL) * 4 + 1
|
|
|
|
#endif
|