Srinivas Kandagatla 415a0729bd misc: fastrpc: make sure memory read and writes are visible
dma_alloc_coherent buffers could have writes queued in store buffers so
commit them before sending buffer to DSP using correct dma barriers.
Same with vice-versa.

Fixes: c68cfb718c8f ("misc: fastrpc: Add support for context Invoke method")
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2019-03-28 02:09:57 +09:00
..
2017-11-15 18:21:04 -08:00
2018-08-21 23:54:18 -04:00
2019-02-21 23:15:10 +11:00
2019-03-09 15:53:03 -08:00
2019-02-26 12:53:55 +01:00
2017-08-28 16:55:48 +02:00
2018-09-25 20:21:02 +02:00
2019-02-18 09:46:43 +01:00
2018-04-23 13:31:27 +02:00