Manivannan Sadhasivam 418b4ee165 arm64: dts: qcom: rb5: Enable PCIe ports and PHY
RB5 has 3 PCIe ports exposed to connect PCIe client devices. PCIe0 is
connected to QCA6391 chipset and others are available on the HS3
expansion connector. Hence, enable all of them.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Link: https://lore.kernel.org/r/20210127234221.947306-3-dmitry.baryshkov@linaro.org
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
2021-02-02 16:31:31 -06:00
..
2020-12-16 16:27:35 -08:00
2020-12-20 10:44:05 -08:00
2020-12-22 12:55:07 -08:00
2020-09-17 12:05:36 +01:00