efecba3c9f
The new SM8550 SoC bumps up the HW version of QMP phy to v6 for USB, UFS and PCIE g3x2. Add the new PCS offsets in a dedicated header file. Signed-off-by: Abel Vesa <abel.vesa@linaro.org> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20230208180020.2761766-3-abel.vesa@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org>
17 lines
420 B
C
17 lines
420 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2023, Linaro Limited
|
|
*/
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_V6_H_
|
|
#define QCOM_PHY_QMP_PCS_V6_H_
|
|
|
|
/* Only for QMP V6 PHY - USB/PCIe PCS registers */
|
|
#define QPHY_V6_PCS_REFGEN_REQ_CONFIG1 0xdc
|
|
#define QPHY_V6_PCS_RX_SIGDET_LVL 0x188
|
|
#define QPHY_V6_PCS_RATE_SLEW_CNTRL1 0x198
|
|
#define QPHY_V6_PCS_EQ_CONFIG2 0x1e0
|
|
#define QPHY_V6_PCS_PCS_TX_RX_CONFIG 0x1d0
|
|
|
|
#endif
|