Marek Olšák 020ff54676 drm/radeon: set PIPE_CONFIG for 1D and linear tiling modes on CIK
This fixes fast color clear with 1D-tiled single-sample surfaces
and Hyper-Z corruption with 1D-tiled depth surfaces.

Even though it seems it is not needed for 1D tiling, CMASK and HTILE are
always 2D-tiled, thus the hw needs to know the actual pipe configuration
for CMASK and HTILE addressing no matter what the tiling mode of the surface
is.

Signed-off-by: Marek Olšák <marek.olsak@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Christian König <christian.koenig@amd.com>
2014-03-25 13:13:24 +01:00
..
2014-03-18 19:12:31 +10:00
2014-03-18 19:12:31 +10:00
2013-01-31 16:24:47 -05:00
2013-09-11 11:44:38 -04:00
2013-09-11 11:44:38 -04:00
2014-01-10 15:28:10 +01:00
2014-03-18 19:12:31 +10:00
2013-09-11 11:44:37 -04:00
2014-03-18 19:12:31 +10:00
2014-03-18 19:12:31 +10:00
2014-03-06 16:46:56 -05:00
2014-03-06 16:46:56 -05:00
2013-12-18 11:35:01 +10:00
2014-03-18 19:12:31 +10:00
2013-12-18 11:35:21 +10:00
2014-03-18 19:12:31 +10:00
2013-12-18 11:33:46 +10:00
2013-05-28 12:02:13 +02:00
2013-12-18 11:33:46 +10:00
2013-12-18 11:35:01 +10:00
2013-12-18 11:35:01 +10:00
2014-03-18 19:12:31 +10:00
2014-03-18 19:12:31 +10:00
2014-03-06 16:46:56 -05:00
2014-03-06 16:46:56 -05:00
2014-03-06 16:46:56 -05:00
2014-03-06 16:46:56 -05:00
2014-03-06 16:46:56 -05:00
2014-03-18 19:12:31 +10:00
2014-02-18 16:11:22 +01:00
2014-02-06 12:22:48 -05:00