23e500e887
This patch disables PTP on AQC111 and AQC112 due to a known HW issue,
which can cause datapath issues.
Ideally PTP block should have been disabled via PHY provisioning, but
unfortunately many units have been shipped with enabled PTP block.
Thus, we have to work around this in the driver.
Fixes: dbcd6806af420 ("net: aquantia: add support for Phy access")
Signed-off-by: Nikita Danilov <ndanilov@marvell.com>
Signed-off-by: Mark Starovoytov <mstarovoitov@marvell.com>
Signed-off-by: Igor Russkikh <irusskikh@marvell.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
37 lines
888 B
C
37 lines
888 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Atlantic Network Driver
|
|
*
|
|
* Copyright (C) 2018-2019 aQuantia Corporation
|
|
* Copyright (C) 2019-2020 Marvell International Ltd.
|
|
*/
|
|
|
|
#ifndef AQ_PHY_H
|
|
#define AQ_PHY_H
|
|
|
|
#include <linux/mdio.h>
|
|
|
|
#include "hw_atl/hw_atl_llh.h"
|
|
#include "hw_atl/hw_atl_llh_internal.h"
|
|
#include "aq_hw_utils.h"
|
|
#include "aq_hw.h"
|
|
|
|
#define HW_ATL_PHY_ID_MAX 32U
|
|
|
|
bool aq_mdio_busy_wait(struct aq_hw_s *aq_hw);
|
|
|
|
u16 aq_mdio_read_word(struct aq_hw_s *aq_hw, u16 mmd, u16 addr);
|
|
|
|
void aq_mdio_write_word(struct aq_hw_s *aq_hw, u16 mmd, u16 addr, u16 data);
|
|
|
|
u16 aq_phy_read_reg(struct aq_hw_s *aq_hw, u16 mmd, u16 address);
|
|
|
|
void aq_phy_write_reg(struct aq_hw_s *aq_hw, u16 mmd, u16 address, u16 data);
|
|
|
|
bool aq_phy_init_phy_id(struct aq_hw_s *aq_hw);
|
|
|
|
bool aq_phy_init(struct aq_hw_s *aq_hw);
|
|
|
|
void aq_phy_disable_ptp(struct aq_hw_s *aq_hw);
|
|
|
|
#endif /* AQ_PHY_H */
|