Vidya Sagar 442ae919e6 PCI: designware-ep: Disable PTM capabilities for EP mode
Dual mode DesignWare PCIe IP has PTM capability enabled (if supported) even
in the EP mode. The PCIe compliance for the EP mode expects PTM
capabilities (ROOT_CAPABLE, RES_CAPABLE, CLK_GRAN) be disabled.
Hence disable PTM for the EP mode.

Link: https://lore.kernel.org/r/20220919143340.4527-3-vidyas@nvidia.com
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
Acked-by: Jingoo Han <jingoohan1@gmail.com>
2022-10-27 14:42:56 +02:00
..
2022-08-04 11:46:52 -05:00
2022-08-04 11:46:52 -05:00
2022-08-04 11:46:53 -05:00
2022-08-04 11:46:53 -05:00
2022-08-04 11:41:55 -05:00
2022-08-04 11:46:52 -05:00
2022-08-04 11:46:53 -05:00