Scott Wood 446183e406 powerpc/ipic: Support edge on IRQ0
External IRQ0 (index 48) has the same capabilities as the other IRQ1-7
and is handled by the same register IPIC_SEPNR. When this register is
not specified for "ack" in "ipic_info", you cannot configure this IRQ
as IRQ_TYPE_EDGE_FALLING. This oversight was probably due to the
non-contiguous hwirq numbering of IRQ0 in the IPIC.

Signed-off-by: Jurgen Schindele <schindele@nentec.de>
[scottwood: Cleaned up commit message and posted as a proper patch]
Signed-off-by: Scott Wood <oss@buserror.net>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-07-24 21:20:31 +10:00
..
2016-09-20 20:57:12 +10:00
2017-07-03 23:05:43 +10:00
2016-08-07 23:50:09 -04:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2017-07-24 21:20:31 +10:00
2016-09-25 02:38:51 -05:00
2013-10-09 20:04:11 -05:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2014-09-25 23:14:46 +10:00