Stefan Agner 456829228f clk: imx: clk-gate2: allow custom gate configuration
The 2-bit gates found i.MX and Vybrid SoC support different clock
configuration:

0b00: clk disabled
0b01: clk enabled in RUN mode but disabled in WAIT and STOP mode
0b10: clk enabled in RUN, WAIT and STOP mode (only Vybrid)
0b11: clk enabled in RUN and WAIT mode

For some clocks, we might want to configure different behaviour,
e.g. a memory clock should be on even in STOP mode. Add a new
function imx_clk_gate2_cgr which allow to configure specific
gate values through the cgr_val parameter.

Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2016-03-31 17:01:55 +08:00
..
2015-11-10 15:00:03 -08:00
2015-07-20 11:11:36 -07:00
2015-12-01 21:44:22 +01:00
2016-03-03 11:26:42 -08:00
2016-03-02 17:44:59 -08:00
2016-03-04 12:52:10 -08:00
2016-03-04 12:53:53 -08:00
2016-03-02 17:46:29 -08:00
2016-03-02 17:46:55 -08:00
2016-03-02 17:47:19 -08:00
2016-03-20 15:08:45 -07:00
2016-03-02 17:48:03 -08:00
2016-03-02 17:48:26 -08:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2016-03-02 17:48:47 -08:00
2016-03-20 15:08:45 -07:00
2015-07-20 11:11:22 -07:00
2016-03-03 11:27:48 -08:00
2015-07-20 11:11:33 -07:00
2016-03-02 17:50:08 -08:00
2015-11-30 13:00:54 -08:00
2015-07-20 10:53:00 -07:00
2016-03-02 17:50:32 -08:00
2016-03-02 17:50:58 -08:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2016-03-01 16:23:40 -08:00