Carlo Caione 4692142a3d ARM: dts: meson8b: add support for booting the secondary CPU cores
Booting the secondary CPU cores involves the following nodes/devices:
- SCU (Snoop-Control-Unit, for which we already have a DT node)
- a reset line for each CPU core, provided by the reset-controller
  which is built into the clock-controller
- the PMU (power management unit) which controls the power of the CPU
  cores
- a range in the SRAM specifically reserved for booting secondary CPU
  cores
- the "enable-method" which activates booting the secondary CPU cores

This adds all required nodes and properties to boot the secondary CPU
cores.

Signed-off-by: Carlo Caione <carlo@caione.org>
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Tested-by: Linus Lüssing <linus.luessing@c0d3.blue>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
2017-10-29 08:30:17 -07:00
..
2017-07-04 14:37:25 -07:00
2017-03-17 12:11:55 -07:00
2017-08-16 23:22:41 +02:00
2017-01-12 10:04:41 +01:00
2017-07-04 14:37:25 -07:00
2017-05-09 09:54:39 -07:00
2017-02-23 15:46:25 -08:00
2017-02-23 15:46:25 -08:00
2017-02-23 15:46:25 -08:00
2017-02-23 15:46:25 -08:00
2017-02-23 15:46:25 -08:00
2017-08-05 11:07:51 +08:00
2017-08-31 16:19:13 +01:00
2017-09-01 16:45:36 -07:00
2017-06-14 00:46:01 -07:00
2017-06-19 18:36:44 +02:00
2017-05-09 09:54:39 -07:00
2017-05-09 09:54:39 -07:00
2017-05-09 09:54:39 -07:00