Russell King dd8c78e250 ARM: avoid faulting on qemu
commit 3aaf33bebda8d4ffcc0fc8ef39e6c1ac68823b11 upstream.

When qemu starts a kernel in a bare environment, the default SCR has
the AW and FW bits clear, which means that the kernel can't modify
the PSR A or PSR F bits, and means that FIQs and imprecise aborts are
always masked.

When running uboot under qemu, the AW and FW SCR bits are set, and the
kernel functions normally - and this is how real hardware behaves.

Fix this for qemu by ignoring the FIQ bit.

Fixes: 8bafae202c82 ("ARM: BUG if jumping to usermode address in kernel mode")
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
Cc: Alex Shi <alex.shi@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-12-16 10:33:50 +01:00
..
2017-12-16 10:33:50 +01:00
2016-09-30 10:18:37 +02:00
2016-09-24 10:07:43 +02:00
2016-12-15 08:49:23 -08:00
2017-12-16 10:33:49 +01:00
2016-09-07 08:32:38 +02:00
2015-11-11 09:16:10 -08:00