Peter Chen 47d1845ffa usb: phy: mxs: Add sync time after controller clear phcd
After clear portsc.phcd, PHY needs 200us stable time for switch
32K clock to AHB clock.

Signed-off-by: Peter Chen <peter.chen@freescale.com>
Signed-off-by: Felipe Balbi <balbi@ti.com>
2014-03-05 14:40:09 -06:00
..
2013-12-23 11:22:46 -06:00
2013-12-12 13:43:34 -06:00
2013-11-26 10:58:18 -06:00
2013-12-19 09:18:53 -06:00
2013-12-23 11:22:46 -06:00