Nicholas Kazlauskas 481f576c6c drm/amd/display: Raise dispclk value for dce120 by 15%
[Why]

The DISPCLK value was previously requested to be 15% higher for all
ASICs that went through the dce110 bandwidth code path. As part of a
refactoring of dce_clocks and the dce110 set bandwidth codepath this
was removed for power saving considerations.

That change caused display corruption under certain hardware
configurations with Vega10.

[How]

The 15% DISPCLK increase is brought back but only on dce110 for now.
This is should be a temporary workaround until the root cause is sorted
out for why this occurs on Vega (or other ASICs, if reported).

Tested-by: Nick Sarnie <sarnex@gentoo.org>
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Reviewed-by: Harry Wentland <Harry.Wentland@amd.com>
Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2018-09-26 21:09:08 -05:00
..
2018-08-27 10:00:03 -04:00
2018-09-09 14:19:18 +02:00
2018-09-10 07:10:38 +02:00
2018-08-17 10:40:09 -07:00
2018-09-27 11:06:46 +10:00
2018-08-27 10:00:03 -04:00
2018-09-09 14:19:18 +02:00
2018-06-22 12:58:08 +10:00
2018-09-27 11:06:46 +10:00
2018-09-03 18:18:08 +02:00
2018-07-20 10:46:49 +10:00
2018-09-27 11:06:46 +10:00
2018-09-11 20:06:35 +02:00
2018-06-28 13:29:07 +10:00
2018-07-13 18:40:28 +02:00
2018-08-16 11:30:02 -04:00
2018-08-28 11:22:42 -05:00
2018-09-09 14:19:18 +02:00