Nikita Yushchenko d183c81929 fsl-usb: do not test for PHY_CLK_VALID bit on controller version 1.6
Per reference manuals of Freescale P1020 and P2020 SoCs, USB controller
present in these SoCs has bit 17 of USBx_CONTROL register marked as
Reserved - there is no PHY_CLK_VALID bit there.

Testing for this bit in ehci_fsl_setup_phy() behaves differently on two
P1020RDB boards available here - on one board test passes and fsl-usb
init succeeds, but on other board test fails, causing fsl-usb init to
fail.

This patch changes ehci_fsl_setup_phy() not to test PHY_CLK_VALID on
controller version 1.6 that (per manual) does not have this bit.

Signed-off-by: Nikita Yushchenko <nyushchenko@dev.rtsoft.ru>
Cc: stable <stable@vger.kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2014-05-03 18:04:28 -04:00
..
2013-10-19 14:08:04 -07:00
2013-12-03 10:34:33 -08:00
2013-10-19 14:08:04 -07:00
2013-05-30 21:34:31 +09:00
2013-12-03 10:34:33 -08:00
2013-12-03 10:34:33 -08:00
2013-07-31 17:53:50 -07:00
2013-12-03 10:34:33 -08:00
2013-12-18 16:36:10 -08:00
2013-12-03 10:25:22 -08:00
2014-01-23 18:49:36 -08:00
2013-12-03 10:34:33 -08:00
2013-12-03 10:34:33 -08:00
2013-01-24 13:42:09 -08:00