Peter Zijlstra 4907c68abd x86/tsc: Force inlining of cyc2ns bits
Looking at the asm for native_sched_clock() I noticed we don't inline
enough. Mostly caused by sharing code with cyc2ns_read_begin(), which
we didn't used to do. So mark all that __force_inline to make it DTRT.

Fixes: 59eaef78bfea ("x86/tsc: Remodel cyc2ns to use seqcount_latch()")
Reported-by: Eric Dumazet <edumazet@google.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: hpa@zytor.com
Cc: eric.dumazet@gmail.com
Cc: bp@alien8.de
Cc: stable@vger.kernel.org
Link: https://lkml.kernel.org/r/20181011104019.695196158@infradead.org
2018-10-14 11:11:22 +02:00
..
2018-07-20 12:29:24 +10:00
2017-12-12 11:32:24 +01:00
2018-07-20 01:11:48 +02:00
2018-08-24 13:10:38 -07:00
2018-03-20 10:01:57 +01:00
2018-08-16 09:21:54 -07:00
2017-12-23 21:13:01 +01:00
2018-06-22 21:20:35 +02:00
2018-10-14 11:11:22 +02:00
2017-09-25 20:51:58 +02:00