Michal Wajdeczko 4a1f9dc119 drm/i915/guc: New GuC interrupt register for Gen11
Gen11 defines new more flexible Host-to-GuC interrupt register.
Now the host can write any 32-bit payload to trigger an interrupt
and GuC can additionally read this payload from the register.
Current GuC firmware ignores the payload so we just write 0.

Bspec: 21043

Signed-off-by: Michal Wajdeczko <michal.wajdeczko@intel.com>
Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20190527183613.17076-9-michal.wajdeczko@intel.com
2019-05-28 10:07:10 +01:00
..
2019-05-24 11:03:26 -07:00
2019-05-16 09:19:14 -07:00
2019-05-21 12:33:38 -07:00
2019-05-25 10:11:23 -07:00
2019-05-28 08:59:11 +10:00
2019-05-25 10:11:23 -07:00
2019-05-28 09:26:52 +10:00
2019-05-24 14:31:58 -07:00
2019-05-24 14:31:58 -07:00
2019-05-25 10:11:23 -07:00
2019-05-24 16:02:14 -07:00
2019-05-14 10:30:10 -07:00
2019-05-22 08:36:16 -07:00
2019-05-24 14:31:58 -07:00
2019-05-24 17:30:28 -07:00
2019-05-28 08:59:11 +10:00