Sonic Zhang 4ffdcf0469 mmc: bfin_sdh: Add support for new RSI controller in bf60x
In BF60x RSI controller:
1) MMR read/write width differs.
2) PWR and CTL MMRs are merged to together.
3) ROD and PD_DAT3 bit masks are obsolete.
4) New RSI block size MMR is defined.
5) The definition of DMA descriptor set size is changed.
6) set_ios should powers up controller in 2 steps.

In addition, this patch cleans up the spin locks.

Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
Signed-off-by: Chris Ball <cjb@laptop.org>
2012-09-04 13:58:18 -04:00
..
2012-07-23 16:31:31 -07:00
2012-07-30 09:45:53 -07:00
2012-08-02 11:45:42 -07:00
2012-07-29 21:11:05 -03:00
2012-07-30 12:41:17 -07:00
2012-07-30 09:32:39 -07:00
2012-07-30 12:41:17 -07:00
2012-07-15 17:33:17 +01:00
2012-07-24 16:24:11 -07:00
2012-08-02 11:34:40 -07:00
2012-07-09 16:42:24 -04:00
2012-07-24 14:07:22 -07:00
2012-07-24 16:17:07 -07:00
2012-07-24 14:05:46 -07:00
2012-07-31 08:16:24 -06:00
2012-08-01 10:45:12 -07:00
2012-07-26 11:25:33 -07:00
2012-07-24 16:17:07 -07:00
2012-07-31 08:16:22 -06:00
2012-07-31 08:16:22 -06:00