linux/Documentation
Sergej Sawazki 51279ef9f6 clk: si5351: Add DT property to enable PLL reset
Add optional output clock DT property to enable PLL reset when a clock
output is enabled.

Cc: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Cc: Rabeeh Khoury <rabeeh@solid-run.com>
Cc: Russell King <linux@armlinux.org.uk>
Signed-off-by: Sergej Sawazki <sergej@taudac.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-12-21 18:09:18 -08:00
..
2017-11-18 10:26:57 -08:00
2017-09-22 21:57:09 +02:00
2017-11-15 10:56:56 -08:00
2017-09-07 21:11:05 -07:00
2017-11-17 17:51:33 -08:00
2017-11-17 14:34:42 -08:00
2017-11-18 11:32:27 +09:00
2017-11-14 18:25:40 -08:00
2017-11-01 21:32:25 -07:00
2017-11-15 20:30:12 -08:00
2017-05-02 17:34:32 -07:00
2017-07-07 13:55:45 -07:00
2017-03-31 12:55:11 +02:00
2017-05-16 08:44:18 -03:00
2017-11-14 18:01:46 -08:00
2017-09-26 14:58:23 -06:00
2017-11-16 09:10:59 -08:00
2017-07-07 14:04:47 -07:00
2017-07-14 13:51:29 -06:00
2017-08-19 11:02:53 -07:00
2017-07-14 13:51:34 -06:00
2017-07-14 13:51:42 -06:00
2017-07-14 13:51:43 -06:00
2017-07-14 13:51:43 -06:00
2017-07-14 13:51:45 -06:00
2017-07-14 13:51:45 -06:00
2017-07-14 13:51:46 -06:00
2017-07-14 13:57:58 -06:00
2017-07-14 13:57:59 -06:00
2017-07-06 08:23:30 +02:00
2017-07-07 13:14:14 +02:00
2017-07-14 13:58:04 -06:00
2017-07-14 13:58:14 -06:00
2017-07-14 13:58:10 -06:00
2017-07-14 13:58:11 -06:00