Manikanta Maddireddy 52db2fd89e PCI: tegra: Process pending DLL transactions before entering L1 or L2
PM message are truncated while entering L1 or L2, which is resulting in
receiver errors. Set the required bit to finish processing DLLP before
link enter L1 or L2.

Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Acked-by: Thierry Reding <treding@nvidia.com>
2019-06-20 17:21:21 +01:00
..
2019-05-14 10:30:10 -07:00
2019-05-14 10:30:10 -07:00
2019-05-14 10:30:10 -07:00
2018-03-19 14:20:43 -05:00
2019-01-14 17:01:20 -06:00
2018-03-19 14:20:43 -05:00
2019-04-29 16:12:05 -05:00
2019-05-13 18:34:46 -05:00
2019-05-07 09:18:12 -07:00
2018-03-19 14:20:43 -05:00
2018-10-02 10:14:32 +02:00
2019-05-14 10:30:10 -07:00
2019-05-14 10:30:10 -07:00
2019-05-14 10:30:10 -07:00
2019-03-20 15:11:11 -05:00
2019-05-14 10:30:10 -07:00
2018-06-29 21:17:26 -05:00
2019-04-29 16:12:05 -05:00
2019-05-13 18:34:48 -05:00
2018-03-19 14:20:43 -05:00
2018-03-19 14:20:43 -05:00
2018-02-01 11:40:07 -06:00
2019-05-13 18:34:46 -05:00