e55d7f737d
There are two separate flags controlling whether or not the MPIC is reset during initialization, which is completely unnecessary, and only one of them can be specified in the device tree. Also, most platforms in-tree right now do actually want to reset the MPIC during initialization anyways, which means lots of duplicate code passing the MPIC_WANTS_RESET flag. Fix all of the callers which currently do not pass the MPIC_WANTS_RESET flag to pass the MPIC_NO_RESET flag, then remove the MPIC_WANTS_RESET flag and make the code reset the MPIC by default. Signed-off-by: Kyle Moffett <Kyle.D.Moffett@boeing.com> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
205 lines
5.4 KiB
C
205 lines
5.4 KiB
C
/*
|
|
* Currituck board specific routines
|
|
*
|
|
* Copyright © 2011 Tony Breeds IBM Corporation
|
|
*
|
|
* Based on earlier code:
|
|
* Matt Porter <mporter@kernel.crashing.org>
|
|
* Copyright 2002-2005 MontaVista Software Inc.
|
|
*
|
|
* Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
|
|
* Copyright (c) 2003-2005 Zultys Technologies
|
|
*
|
|
* Rewritten and ported to the merged powerpc tree:
|
|
* Copyright 2007 David Gibson <dwg@au1.ibm.com>, IBM Corporation.
|
|
* Copyright © 2011 David Kliekamp IBM Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/memblock.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/rtc.h>
|
|
|
|
#include <asm/machdep.h>
|
|
#include <asm/prom.h>
|
|
#include <asm/udbg.h>
|
|
#include <asm/time.h>
|
|
#include <asm/uic.h>
|
|
#include <asm/ppc4xx.h>
|
|
#include <asm/mpic.h>
|
|
#include <asm/mmu.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
static __initdata struct of_device_id ppc47x_of_bus[] = {
|
|
{ .compatible = "ibm,plb4", },
|
|
{ .compatible = "ibm,plb6", },
|
|
{ .compatible = "ibm,opb", },
|
|
{ .compatible = "ibm,ebc", },
|
|
{},
|
|
};
|
|
|
|
/* The EEPROM is missing and the default values are bogus. This forces USB in
|
|
* to EHCI mode */
|
|
static void __devinit quirk_ppc_currituck_usb_fixup(struct pci_dev *dev)
|
|
{
|
|
if (of_machine_is_compatible("ibm,currituck")) {
|
|
pci_write_config_dword(dev, 0xe0, 0x0114231f);
|
|
pci_write_config_dword(dev, 0xe4, 0x00006c40);
|
|
}
|
|
}
|
|
DECLARE_PCI_FIXUP_HEADER(0x1033, 0x0035, quirk_ppc_currituck_usb_fixup);
|
|
|
|
static int __init ppc47x_device_probe(void)
|
|
{
|
|
of_platform_bus_probe(NULL, ppc47x_of_bus, NULL);
|
|
|
|
return 0;
|
|
}
|
|
machine_device_initcall(ppc47x, ppc47x_device_probe);
|
|
|
|
/* We can have either UICs or MPICs */
|
|
static void __init ppc47x_init_irq(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
/* Find top level interrupt controller */
|
|
for_each_node_with_property(np, "interrupt-controller") {
|
|
if (of_get_property(np, "interrupts", NULL) == NULL)
|
|
break;
|
|
}
|
|
if (np == NULL)
|
|
panic("Can't find top level interrupt controller");
|
|
|
|
/* Check type and do appropriate initialization */
|
|
if (of_device_is_compatible(np, "chrp,open-pic")) {
|
|
/* The MPIC driver will get everything it needs from the
|
|
* device-tree, just pass 0 to all arguments
|
|
*/
|
|
struct mpic *mpic =
|
|
mpic_alloc(np, 0, MPIC_NO_RESET, 0, 0, " MPIC ");
|
|
BUG_ON(mpic == NULL);
|
|
mpic_init(mpic);
|
|
ppc_md.get_irq = mpic_get_irq;
|
|
} else
|
|
panic("Unrecognized top level interrupt controller");
|
|
}
|
|
|
|
#ifdef CONFIG_SMP
|
|
static void __cpuinit smp_ppc47x_setup_cpu(int cpu)
|
|
{
|
|
mpic_setup_this_cpu();
|
|
}
|
|
|
|
static int __cpuinit smp_ppc47x_kick_cpu(int cpu)
|
|
{
|
|
struct device_node *cpunode = of_get_cpu_node(cpu, NULL);
|
|
const u64 *spin_table_addr_prop;
|
|
u32 *spin_table;
|
|
extern void start_secondary_47x(void);
|
|
|
|
BUG_ON(cpunode == NULL);
|
|
|
|
/* Assume spin table. We could test for the enable-method in
|
|
* the device-tree but currently there's little point as it's
|
|
* our only supported method
|
|
*/
|
|
spin_table_addr_prop =
|
|
of_get_property(cpunode, "cpu-release-addr", NULL);
|
|
|
|
if (spin_table_addr_prop == NULL) {
|
|
pr_err("CPU%d: Can't start, missing cpu-release-addr !\n",
|
|
cpu);
|
|
return 1;
|
|
}
|
|
|
|
/* Assume it's mapped as part of the linear mapping. This is a bit
|
|
* fishy but will work fine for now
|
|
*
|
|
* XXX: Is there any reason to assume differently?
|
|
*/
|
|
spin_table = (u32 *)__va(*spin_table_addr_prop);
|
|
pr_debug("CPU%d: Spin table mapped at %p\n", cpu, spin_table);
|
|
|
|
spin_table[3] = cpu;
|
|
smp_wmb();
|
|
spin_table[1] = __pa(start_secondary_47x);
|
|
mb();
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct smp_ops_t ppc47x_smp_ops = {
|
|
.probe = smp_mpic_probe,
|
|
.message_pass = smp_mpic_message_pass,
|
|
.setup_cpu = smp_ppc47x_setup_cpu,
|
|
.kick_cpu = smp_ppc47x_kick_cpu,
|
|
.give_timebase = smp_generic_give_timebase,
|
|
.take_timebase = smp_generic_take_timebase,
|
|
};
|
|
|
|
static void __init ppc47x_smp_init(void)
|
|
{
|
|
if (mmu_has_feature(MMU_FTR_TYPE_47x))
|
|
smp_ops = &ppc47x_smp_ops;
|
|
}
|
|
|
|
#else /* CONFIG_SMP */
|
|
static void __init ppc47x_smp_init(void) { }
|
|
#endif /* CONFIG_SMP */
|
|
|
|
static void __init ppc47x_setup_arch(void)
|
|
{
|
|
|
|
/* No need to check the DMA config as we /know/ our windows are all of
|
|
* RAM. Lets hope that doesn't change */
|
|
#ifdef CONFIG_SWIOTLB
|
|
if (memblock_end_of_DRAM() > 0xffffffff) {
|
|
ppc_swiotlb_enable = 1;
|
|
set_pci_dma_ops(&swiotlb_dma_ops);
|
|
ppc_md.pci_dma_dev_setup = pci_dma_dev_setup_swiotlb;
|
|
}
|
|
#endif
|
|
ppc47x_smp_init();
|
|
}
|
|
|
|
/*
|
|
* Called very early, MMU is off, device-tree isn't unflattened
|
|
*/
|
|
static int __init ppc47x_probe(void)
|
|
{
|
|
unsigned long root = of_get_flat_dt_root();
|
|
|
|
if (!of_flat_dt_is_compatible(root, "ibm,currituck"))
|
|
return 0;
|
|
|
|
return 1;
|
|
}
|
|
|
|
/* Use USB controller should have been hardware swizzled but it wasn't :( */
|
|
static void ppc47x_pci_irq_fixup(struct pci_dev *dev)
|
|
{
|
|
if (dev->vendor == 0x1033 && (dev->device == 0x0035 ||
|
|
dev->device == 0x00e0)) {
|
|
dev->irq = irq_create_mapping(NULL, 47);
|
|
pr_info("%s: Mapping irq 47 %d\n", __func__, dev->irq);
|
|
}
|
|
}
|
|
|
|
define_machine(ppc47x) {
|
|
.name = "PowerPC 47x",
|
|
.probe = ppc47x_probe,
|
|
.progress = udbg_progress,
|
|
.init_IRQ = ppc47x_init_irq,
|
|
.setup_arch = ppc47x_setup_arch,
|
|
.pci_irq_fixup = ppc47x_pci_irq_fixup,
|
|
.restart = ppc4xx_reset_system,
|
|
.calibrate_decr = generic_calibrate_decr,
|
|
};
|