linux/Documentation
Rajendra Nayak 53a848be0a bus: omap_l3_noc: Add DRA7 interconnect error data
DRA7 is distinctly different from OMAP4 in terms of masters and clock
domain organization. There two main clock domains which is divided as
follows:
     <0x44000000 0x1000000> is clk1 and clk2 is the sub clock domain
     <0x45000000 0x1000> is clk3

Add all the data needed to handle L3 error handling on DRA7 devices
and mark clk2 as subdomain and provide a compatible flag for
functionality. Other than the data difference the hardware blocks
involved are essentially the same.

Signed-off-by: Rajendra Nayak <rnayak@ti.com>
[nm@ti.com: bugfixes and generic improvements, documentation]
Signed-off-by: Nishanth Menon <nm@ti.com>
Acked-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Acked-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
Tested-by: Darren Etheridge <detheridge@ti.com>
Tested-by: Sekhar Nori <nsekhar@ti.com>
2014-05-05 14:34:26 -05:00
..
2014-02-10 16:01:40 -08:00
2014-02-10 16:01:40 -08:00
2014-02-10 16:01:40 -08:00
2013-11-27 11:03:38 -08:00
2013-07-25 12:34:15 +02:00
2014-02-10 16:01:40 -08:00
2014-02-12 09:11:24 -08:00
2013-10-16 13:35:02 -07:00
2014-02-10 16:01:40 -08:00
2014-02-10 16:01:40 -08:00
2014-02-10 16:01:40 -08:00
2014-02-10 16:01:40 -08:00
2014-01-16 12:00:57 -08:00
2013-12-19 10:17:11 -07:00
2013-11-14 11:04:40 -08:00
2013-12-02 14:48:28 +01:00
2013-12-02 14:48:28 +01:00
2013-12-02 14:48:28 +01:00
2013-12-02 14:45:19 +01:00
2013-10-24 10:51:33 +02:00
2013-09-05 16:36:21 -06:00