Thomas Bogendoerfer 564c836fd9 MIPS: SNI: Fix MIPS_L1_CACHE_SHIFT
Commit 930beb5ac09a ("MIPS: introduce MIPS_L1_CACHE_SHIFT_<N>") forgot
to select the correct MIPS_L1_CACHE_SHIFT for SNI RM. This breaks non
coherent DMA because of a wrong allocation alignment.

Fixes: 930beb5ac09a ("MIPS: introduce MIPS_L1_CACHE_SHIFT_<N>")
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2020-09-15 10:40:29 +02:00
..
2020-08-06 10:54:07 -07:00
2020-08-06 10:54:07 -07:00
2020-09-03 12:00:23 +02:00
2020-08-09 14:10:26 -07:00
2020-07-24 10:53:23 +02:00
2020-09-15 10:40:29 +02:00
2020-05-22 09:10:53 +02:00