Lennert Buytenhek 573a652fb0 ARM: Add Tauros2 L2 cache controller support
Support for the Tauros2 L2 cache controller as used with the PJ1
and PJ4 CPUs.

Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Signed-off-by: Saeed Bishara <saeed@marvell.com>
Signed-off-by: Nicolas Pitre <nico@marvell.com>
2009-11-27 15:43:21 -05:00
..
2006-11-30 12:24:47 +00:00
2006-11-30 12:24:47 +00:00
2006-11-30 12:24:47 +00:00
2006-11-30 12:24:47 +00:00
2006-11-30 12:24:47 +00:00
2009-04-16 13:03:57 +02:00
2006-11-30 12:24:47 +00:00
2009-07-28 14:24:28 +02:00
2009-05-07 16:16:45 +02:00
2009-07-28 14:22:42 +02:00
2006-11-30 12:24:47 +00:00
2008-03-31 08:17:01 +02:00
2006-11-30 12:24:47 +00:00