Lennert Buytenhek 573a652fb0 ARM: Add Tauros2 L2 cache controller support
Support for the Tauros2 L2 cache controller as used with the PJ1
and PJ4 CPUs.

Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Signed-off-by: Saeed Bishara <saeed@marvell.com>
Signed-off-by: Nicolas Pitre <nico@marvell.com>
2009-11-27 15:43:21 -05:00
..
2009-02-01 11:01:22 +05:30
2009-10-11 16:25:06 +01:00
2009-01-02 12:34:55 +00:00
2009-03-15 21:01:20 -04:00
2009-05-29 08:40:02 -07:00
2009-09-12 12:04:37 +01:00
2009-09-22 07:17:42 -07:00
2009-09-12 11:48:09 +01:00
2009-09-09 13:29:18 -07:00
2009-08-17 20:02:06 +01:00
2009-08-17 20:02:06 +01:00
2009-07-24 12:34:58 +01:00
2009-08-15 12:36:00 +01:00
2008-09-04 09:46:11 +01:00
2008-11-27 12:37:59 +00:00
2009-02-01 11:01:23 +05:30
2008-09-06 12:10:45 +01:00