Ahmad Fatoum 5741150c80
spi: stm32: ignore Rx queue not empty in stm32f4 Tx only mode
STM32F4_SPI_SR_RXNE and STM32F4_SPI_SR_OVR are distinct bits in the same
status register.  ~STM32F4_SPI_SR_OVR | STM32F4_SPI_SR_RXNE is thus
equal to ~STM32F4_SPI_SR_OVR.

The original intention was likely for transmission-only transfers to
ignore interrupts both for when the Rx queue has bytes (RXNE) as well
as when these bytes haven't been read in time (OVR).

Fix the typo by adding the missing parenthesis.

Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Link: https://lore.kernel.org/r/20220201115142.3999860-1-a.fatoum@pengutronix.de
Signed-off-by: Mark Brown <broonie@kernel.org>
2022-02-22 11:56:39 +00:00
..
2022-01-23 06:20:44 +02:00
2022-01-18 14:03:34 +02:00
2022-01-16 06:52:38 +02:00
2022-01-23 06:20:44 +02:00
2022-01-29 21:03:20 +01:00
2022-01-11 11:35:28 -08:00
2022-01-22 08:33:37 +02:00
2022-01-22 09:52:17 +02:00
2022-01-29 19:05:47 +02:00
2022-01-16 08:08:11 +02:00
2022-01-22 08:33:37 +02:00
2022-01-11 11:26:57 -08:00
2022-01-20 13:25:01 +02:00
2022-01-27 11:23:26 +02:00
2022-01-25 00:09:41 -05:00
2022-01-23 06:20:44 +02:00
2022-01-10 08:13:52 -08:00
2021-12-29 10:54:50 +01:00
2022-01-20 13:31:46 +02:00
2022-01-23 06:20:44 +02:00
2022-01-17 08:07:57 +02:00
2022-01-22 08:33:37 +02:00