Bjorn Helgaas 582ffae852 PCI: xgene: Define XGENE_PCI_EXP_CAP and use generic PCI_EXP_RTCTL offset
Apparently the PCIe capability is at address 0x40 in config space of X-Gene
v1 Root Ports.  Add a definition of that and use the generic PCI_EXP_RTCTL
offset into the capability.  No functional change intended.

Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2017-09-07 08:52:43 -05:00
..
2017-04-28 10:34:19 -05:00
2016-11-14 15:55:33 -06:00
2017-07-02 16:51:18 -05:00
2017-07-02 16:51:18 -05:00
2017-07-08 15:51:57 -07:00