Leonid Yegoshin 5890f70f15 MIPS: Use dedicated exception handler if CPU supports RI/XI exceptions
Use the regular tlb_do_page_fault_0 (no write) handler to handle
the RI and XI exceptions. Also skip the RI/XI validation check
on TLB load handler since it's redundant when the CPU has
unique RI/XI exceptions.

Singed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/7339/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2014-08-02 00:06:39 +02:00
..
2014-06-26 11:59:01 +05:30
2014-07-13 12:10:18 -07:00
2014-07-08 17:30:59 +01:00
2014-06-12 20:08:47 -07:00
2014-06-04 10:02:38 -07:00
2014-05-01 10:09:47 -07:00
2014-06-04 10:02:38 -07:00