Anson Huang 6248c273eb ARM: imx: correct gpu2d_axi and gpu3d_axi clock setting
On i.MX6Q, gpu2d_axi and gpu3d_axi are either from AXI or
AHB clock, but on i.MX6DL, gpu2d_axi and gpu3d_axi are
from mmdc_ch0_axi_podf, and they can NOT be gated by mmdc_ch0_axi
's clock gate, the mux option register field(CCM_CBCMR)
is marked as "Reserved" now on i.MX6DL RM, so correct these
two clks setting.

Signed-off-by: Anson Huang <b20788@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
2014-08-18 15:05:22 +08:00
..
2014-07-07 21:21:11 -07:00
2013-10-21 09:11:05 +08:00
2014-07-18 16:10:10 +08:00
2014-07-18 16:11:33 +08:00
2014-07-18 16:11:33 +08:00
2014-08-18 11:38:32 +08:00
2013-01-03 15:57:04 -08:00
2013-07-15 08:28:07 +08:00
2013-10-21 09:11:05 +08:00