Daniele Ceraolo Spurio 59a4752895 drm/i915: Xe_HP SDV and DG2 have up to 4 CCS engines
Cc: Vinay Belgaumkar <vinay.belgaumkar@intel.com>
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Andi Shyti <andi.shyti@linux.intel.com>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Tested-by: Jordan Justen <jordan.l.justen@intel.com>  # mesa anvil & iris
Link: https://patchwork.freedesktop.org/patch/msgid/20220428041926.1483683-5-matthew.d.roper@intel.com
2022-04-29 14:30:27 -07:00
..
2022-04-29 14:30:27 -07:00
2021-10-07 11:04:05 -07:00
2022-03-28 09:06:29 +01:00
2022-03-07 08:50:52 +01:00
2022-03-02 08:48:13 -08:00
2021-12-17 21:51:59 -08:00
2022-03-24 16:19:43 -07:00
2021-03-26 09:24:31 +01:00
2022-03-02 08:48:23 -08:00