Andrew Bresticker 59d711e9dd ARM: dts: exynos5420: add input clocks to audss clock controller
Specify the remaining input clocks (pll_ref, pll_in, and sclk_pcm_in)
for the AudioSS clock controller.

Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
Acked-by: Mike Turquette <mturquette@linaro.org>
Acked-by: Kukjin Kim <kgene.kim@samsung.com>
Signed-off-by: Tomasz Figa <t.figa@samsung.com>
2014-01-08 18:02:43 +01:00
..
2013-11-19 10:43:05 +02:00
2013-11-11 17:05:37 +09:00
2013-11-14 14:44:20 +09:00
2013-11-11 17:34:56 +09:00
2013-11-16 12:21:40 -08:00
2013-11-16 12:21:40 -08:00
2013-11-16 12:21:40 -08:00
2013-11-16 12:21:40 -08:00