Miquel Raynal 5b4458ebb4
ASoC: tlv320aic32x4: Ensure a minimum delay before clock stabilization
As indicated in the datasheet, a 10ms delay must be observed after
programming the divisors.

The lack of delay prevents the codec to work properly and the playback
appears extremely slow and totally un-audible on a custom sama5 based
board.

Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
Link: https://lore.kernel.org/r/20200911173140.29984-2-miquel.raynal@bootlin.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2020-09-21 22:08:34 +01:00
..
2020-08-06 14:27:31 -07:00
2020-08-06 14:27:31 -07:00
2020-07-07 12:09:32 +02:00
2020-08-19 17:37:06 +02:00
2020-08-21 10:07:54 -07:00
2020-07-09 13:01:29 +02:00
2020-01-28 16:26:57 -08:00
2020-01-05 16:15:13 +01:00
2020-01-05 16:14:46 +01:00
2020-08-21 10:07:54 -07:00