Anshuman Gupta 5bcc95ca38 drm/i915/dg1: Update DMC_DEBUG register
Update the DMC_DEBUG_DC5 register to its new location and do not try
reading the DC6 counter since DG1 doesn't support DC6.

v2: Use IS_DGFX() instead of IS_DG1(). Even if not having DC6 is not
directly related to DGFX, the register move to a new location is. So in
future, if there is one supporting DC6, it would just need to add the
other register rather than fixing the case of a wrong register being
read (Matt)

Cc: Uma Shankar <uma.shankar@intel.com>
Signed-off-by: Anshuman Gupta <anshuman.gupta@intel.com>
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20201014191937.1266226-10-lucas.demarchi@intel.com
2020-10-15 15:30:22 -07:00
..
2020-09-08 14:41:40 +10:00
2020-06-24 15:45:51 +10:00
2020-07-24 08:48:05 +10:00
2020-09-08 14:41:40 +10:00
2020-08-11 11:58:31 +10:00
2020-09-08 14:41:40 +10:00
2020-09-08 14:41:40 +10:00
2020-08-19 15:49:10 +02:00
2020-08-06 14:27:31 -07:00
2020-09-08 14:41:40 +10:00
2020-08-11 11:58:31 +10:00
2020-07-28 17:21:58 +02:00
2020-09-08 14:41:40 +10:00
2020-08-18 14:14:25 +02:00
2020-07-23 10:06:22 +02:00
2020-09-08 14:41:40 +10:00
2020-04-03 17:11:41 +02:00
2020-08-18 14:14:25 +02:00
2020-09-08 14:41:40 +10:00
2020-09-08 14:41:40 +10:00
2020-06-24 09:17:34 +02:00
2020-09-08 14:41:40 +10:00
2020-09-06 09:59:27 -07:00
2020-08-06 14:27:31 -07:00
2020-08-25 11:00:02 +02:00
2020-05-27 14:31:42 +03:00
2020-08-25 11:00:02 +02:00
2020-04-03 17:11:41 +02:00
2020-07-27 22:06:13 +02:00
2020-08-11 11:58:31 +10:00
2020-07-16 18:16:31 -04:00
2020-06-24 15:45:51 +10:00
2020-05-29 12:58:11 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-08-25 11:00:02 +02:00
2020-06-24 15:45:51 +10:00