Matthieu CASTET 5bf5dbeda2 usb: chipidea: need to mask when writting endptflush and endptprime
ENDPTFLUSH and ENDPTPRIME registers are set by software and clear
by hardware. There is a bit for each endpoint. When we are setting
a bit for an endpoint we should make sure we do not touch other
endpoint bit. There is a race condition if the hardware clear the
bit between the read and the write in hw_write.

Cc: stable <stable@vger.kernel.org> # 3.11+
Signed-off-by: Peter Chen <peter.chen@freescale.com>
Signed-off-by: Matthieu CASTET <matthieu.castet@parrot.com>
Tested-by: Michael Grzeschik <mgrzeschik@pengutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2014-02-21 12:34:45 -08:00
..
2014-02-14 16:13:00 -08:00
2014-02-14 10:40:47 +01:00
2014-01-29 20:00:13 -08:00
2014-02-14 12:48:16 -08:00
2014-01-25 13:19:10 -08:00
2014-02-14 16:13:00 -08:00
2014-01-26 11:00:41 -08:00
2014-02-14 10:33:45 -08:00
2014-01-12 23:48:18 +01:00
2014-02-14 10:32:28 -08:00
2014-01-15 14:51:22 -08:00
2014-01-27 08:15:51 -08:00
2014-02-14 16:14:11 -08:00
2014-02-13 11:12:00 -08:00
2014-01-22 22:24:35 -08:00
2014-02-12 12:28:05 -08:00