Harmanprit Tatla 5cd04c4846 drm/amd/display: Fix CP_IRQ clear bit and logic
[Why]
Currently clearing the wrong bit for CP_IRQ, and logic on when to
clear needs to be fixed.

[How]
Corrected bit to clear and improved logic for decision to clear.

Signed-off-by: Harmanprit Tatla <harmanprit.tatla@amd.com>
Acked-by: Aurabindo Pillai <aurabindo.pillai@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-09-15 17:52:40 -04:00
..
2020-09-08 14:41:40 +10:00
2020-06-24 15:45:51 +10:00
2020-07-24 08:48:05 +10:00
2020-09-08 14:41:40 +10:00
2020-08-11 11:58:31 +10:00
2020-09-08 14:41:40 +10:00
2020-09-08 14:41:40 +10:00
2020-08-19 15:49:10 +02:00
2020-08-06 14:27:31 -07:00
2020-09-14 17:19:11 +02:00
2020-09-08 14:41:40 +10:00
2020-09-14 17:19:11 +02:00
2020-08-11 11:58:31 +10:00
2020-07-28 17:21:58 +02:00
2020-09-08 14:41:40 +10:00
2020-08-18 14:14:25 +02:00
2020-07-23 10:06:22 +02:00
2020-09-08 14:41:40 +10:00
2020-04-03 17:11:41 +02:00
2020-08-18 14:14:25 +02:00
2020-09-08 14:41:40 +10:00
2020-09-14 17:19:11 +02:00
2020-09-08 14:41:40 +10:00
2020-06-24 09:17:34 +02:00
2020-09-08 14:41:40 +10:00
2020-09-14 17:19:11 +02:00
2020-09-06 09:59:27 -07:00
2020-08-06 14:27:31 -07:00
2020-08-25 11:00:02 +02:00
2020-05-27 14:31:42 +03:00
2020-08-25 11:00:02 +02:00
2020-04-03 17:11:41 +02:00
2020-07-27 22:06:13 +02:00
2020-08-05 19:50:06 -07:00
2020-08-11 11:58:31 +10:00
2020-07-16 18:16:31 -04:00
2020-06-24 15:45:51 +10:00
2020-05-29 12:58:11 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-08-25 11:00:02 +02:00
2020-06-24 15:45:51 +10:00