Ben Skeggs 5e5a195ecc drm/nouveau/clock: fix missing pll type/addr when matching default entry
This issue is a regression from 70790f4f819875e8f390871fd15bbbf823f28e1b,
and causes us to miss a special-case for C51 (NV4E) chipsets and return
the wrong reference frequency for the VPLLs.

Should fix fdo#56202

Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
2012-10-22 14:38:06 +10:00
..
2012-08-02 13:51:46 -04:00
2012-08-17 09:21:35 +02:00
2012-07-30 09:32:39 -07:00
2012-08-13 14:34:02 +08:00
2012-09-04 13:58:11 -04:00
2012-09-21 10:48:28 -06:00
2012-07-31 08:16:22 -06:00
2012-07-31 08:16:22 -06:00