Felix Fietkau 5fb9b1b949 ath9k_hw: fix PLL clock initialization for newer SoC
On AR934x and newer SoC devices, the layout of the AR_RTC_PLL_CONTROL
register changed. This currently breaks at least 5/10 MHz operation.
AR933x uses the old layout.

It might also have been causing other stability issues because of the
different location of the PLL_BYPASS bit which needs to be set during
PLL clock initialization.

This patch also removes more instances of hardcoded register values in
favor of properly computed ones with the PLL_BYPASS bit added.

Reported-by: Lorenzo Bianconi <lorenzo.bianconi83@gmail.com>
Signed-off-by: Felix Fietkau <nbd@openwrt.org>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2014-09-30 13:17:47 -04:00
..
2014-08-08 11:34:32 -07:00
2014-08-08 11:14:29 -07:00
2014-07-23 10:18:07 -07:00
2014-07-23 00:51:30 +02:00
2014-08-06 20:06:14 -07:00
2014-08-05 21:16:46 -07:00
2014-08-15 17:06:40 -04:00
2014-08-04 18:36:12 -07:00
2014-08-08 11:34:32 -07:00
2014-08-08 15:57:28 -07:00
2014-08-08 11:34:32 -07:00
2014-08-19 09:45:31 -05:00
2014-08-08 11:34:32 -07:00
2014-08-08 11:34:32 -07:00
2014-07-30 00:23:09 +02:00
2014-08-08 11:14:29 -07:00
2014-08-08 18:06:29 -07:00
2014-08-20 18:20:50 -05:00
2014-08-08 11:00:26 -07:00
2014-08-25 15:39:22 -04:00
2014-08-06 20:10:32 -07:00
2014-08-04 18:34:04 -07:00