Huang Rui 89aa94b4a2 x86/msr: Add AMD CPPC MSR definitions
AMD CPPC (Collaborative Processor Performance Control) function uses MSR
registers to manage the performance hints. So add the MSR register macro
here.

Signed-off-by: Huang Rui <ray.huang@amd.com>
Acked-by: Borislav Petkov <bp@suse.de>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
2021-12-30 18:51:17 +01:00
..
2021-11-25 14:26:12 +01:00
2021-11-17 10:36:15 -05:00
2021-12-08 14:15:54 +08:00
2021-11-08 09:15:45 -08:00
2021-11-20 10:35:54 -08:00
2021-11-25 14:26:12 +01:00
2021-11-25 10:41:28 -08:00
2021-11-17 10:36:15 -05:00
2021-11-17 10:36:15 -05:00
2021-11-27 10:06:15 -08:00
2021-12-02 19:29:44 +01:00
2021-11-25 10:41:28 -08:00
2021-11-25 10:41:28 -08:00
2021-12-30 18:51:17 +01:00
2021-11-25 10:41:28 -08:00