62c66c8e55
Added PPC_INDIRECT_TYPE_NO_PCIE_LINK flag to the indirect pci handling code to ensure that we don't talk to any device other than the PHB if we don't have PCIe link. Some controllers will lockup if they try to do a config cycle to any device on the bus except the PHB. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
173 lines
4.2 KiB
C
173 lines
4.2 KiB
C
/*
|
|
* Support for indirect PCI bridges.
|
|
*
|
|
* Copyright (C) 1998 Gabriel Paubert.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/string.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <asm/io.h>
|
|
#include <asm/prom.h>
|
|
#include <asm/pci-bridge.h>
|
|
#include <asm/machdep.h>
|
|
|
|
#ifdef CONFIG_PPC_INDIRECT_PCI_BE
|
|
#define PCI_CFG_OUT out_be32
|
|
#else
|
|
#define PCI_CFG_OUT out_le32
|
|
#endif
|
|
|
|
static int
|
|
indirect_read_config(struct pci_bus *bus, unsigned int devfn, int offset,
|
|
int len, u32 *val)
|
|
{
|
|
struct pci_controller *hose = bus->sysdata;
|
|
volatile void __iomem *cfg_data;
|
|
u8 cfg_type = 0;
|
|
u32 bus_no, reg;
|
|
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_NO_PCIE_LINK) {
|
|
if (bus->number != hose->first_busno)
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
if (devfn != 0)
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
}
|
|
|
|
if (ppc_md.pci_exclude_device)
|
|
if (ppc_md.pci_exclude_device(hose, bus->number, devfn))
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_SET_CFG_TYPE)
|
|
if (bus->number != hose->first_busno)
|
|
cfg_type = 1;
|
|
|
|
bus_no = (bus->number == hose->first_busno) ?
|
|
hose->self_busno : bus->number;
|
|
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_EXT_REG)
|
|
reg = ((offset & 0xf00) << 16) | (offset & 0xfc);
|
|
else
|
|
reg = offset & 0xfc;
|
|
|
|
PCI_CFG_OUT(hose->cfg_addr,
|
|
(0x80000000 | (bus_no << 16)
|
|
| (devfn << 8) | reg | cfg_type));
|
|
|
|
/*
|
|
* Note: the caller has already checked that offset is
|
|
* suitably aligned and that len is 1, 2 or 4.
|
|
*/
|
|
cfg_data = hose->cfg_data + (offset & 3);
|
|
switch (len) {
|
|
case 1:
|
|
*val = in_8(cfg_data);
|
|
break;
|
|
case 2:
|
|
*val = in_le16(cfg_data);
|
|
break;
|
|
default:
|
|
*val = in_le32(cfg_data);
|
|
break;
|
|
}
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int
|
|
indirect_write_config(struct pci_bus *bus, unsigned int devfn, int offset,
|
|
int len, u32 val)
|
|
{
|
|
struct pci_controller *hose = bus->sysdata;
|
|
volatile void __iomem *cfg_data;
|
|
u8 cfg_type = 0;
|
|
u32 bus_no, reg;
|
|
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_NO_PCIE_LINK) {
|
|
if (bus->number != hose->first_busno)
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
if (devfn != 0)
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
}
|
|
|
|
if (ppc_md.pci_exclude_device)
|
|
if (ppc_md.pci_exclude_device(hose, bus->number, devfn))
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_SET_CFG_TYPE)
|
|
if (bus->number != hose->first_busno)
|
|
cfg_type = 1;
|
|
|
|
bus_no = (bus->number == hose->first_busno) ?
|
|
hose->self_busno : bus->number;
|
|
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_EXT_REG)
|
|
reg = ((offset & 0xf00) << 16) | (offset & 0xfc);
|
|
else
|
|
reg = offset & 0xfc;
|
|
|
|
PCI_CFG_OUT(hose->cfg_addr,
|
|
(0x80000000 | (bus_no << 16)
|
|
| (devfn << 8) | reg | cfg_type));
|
|
|
|
/* surpress setting of PCI_PRIMARY_BUS */
|
|
if (hose->indirect_type & PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS)
|
|
if ((offset == PCI_PRIMARY_BUS) &&
|
|
(bus->number == hose->first_busno))
|
|
val &= 0xffffff00;
|
|
|
|
/*
|
|
* Note: the caller has already checked that offset is
|
|
* suitably aligned and that len is 1, 2 or 4.
|
|
*/
|
|
cfg_data = hose->cfg_data + (offset & 3);
|
|
switch (len) {
|
|
case 1:
|
|
out_8(cfg_data, val);
|
|
break;
|
|
case 2:
|
|
out_le16(cfg_data, val);
|
|
break;
|
|
default:
|
|
out_le32(cfg_data, val);
|
|
break;
|
|
}
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static struct pci_ops indirect_pci_ops =
|
|
{
|
|
indirect_read_config,
|
|
indirect_write_config
|
|
};
|
|
|
|
void __init
|
|
setup_indirect_pci_nomap(struct pci_controller* hose, void __iomem * cfg_addr,
|
|
void __iomem * cfg_data)
|
|
{
|
|
hose->cfg_addr = cfg_addr;
|
|
hose->cfg_data = cfg_data;
|
|
hose->ops = &indirect_pci_ops;
|
|
}
|
|
|
|
void __init
|
|
setup_indirect_pci(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data)
|
|
{
|
|
unsigned long base = cfg_addr & PAGE_MASK;
|
|
void __iomem *mbase, *addr, *data;
|
|
|
|
mbase = ioremap(base, PAGE_SIZE);
|
|
addr = mbase + (cfg_addr & ~PAGE_MASK);
|
|
if ((cfg_data & PAGE_MASK) != base)
|
|
mbase = ioremap(cfg_data & PAGE_MASK, PAGE_SIZE);
|
|
data = mbase + (cfg_data & ~PAGE_MASK);
|
|
setup_indirect_pci_nomap(hose, addr, data);
|
|
}
|