Florian Fainelli 62cedc4fde MIPS: introduce CPU_R4K_CACHE_TLB
R4K-style CPUs having common code to support their caches and tlb have this
boolean defined by default. Allows us to remove some lines in
arch/mips/mm/Makefile.

Signed-off-by: Florian Fainelli <florian@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/3328/
Signed-off-by: John Crispin <blogic@openwrt.org>
2012-08-22 23:46:38 +02:00
..
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2005-04-16 15:20:36 -07:00
2011-03-31 11:26:23 -03:00
2012-03-28 18:30:02 +01:00
2011-12-07 22:03:45 +00:00
2012-03-20 21:48:30 +08:00
2012-08-22 23:46:38 +02:00
2011-09-17 02:37:04 +02:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-07-06 23:56:00 +02:00