Monk Liu 635e713298 drm/amdgpu:change SR-IOV DMAframe scheme
According to CP/hw team requirment, to support PAL/CHAINED-IB
MCBP, kernel driver must guarantee DE_META must be inserted
right prior to the work_load DE IB (with PREEMPT flag), there
cannot be any non-work_load DE IB between-in DE_META and
work_load DE IB.

Signed-off-by: Monk Liu <Monk.Liu@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2017-05-24 17:40:25 -04:00
..
2017-05-10 09:35:42 -07:00
2017-05-09 10:01:15 -07:00
2017-05-09 15:40:28 -07:00
2017-05-09 10:01:15 -07:00
2017-05-04 19:15:35 -07:00
2017-04-30 11:45:31 -07:00
2017-05-09 15:15:47 -07:00
2017-05-05 19:33:07 -07:00
2017-05-11 10:44:22 -07:00
2017-05-12 10:04:09 -07:00
2017-05-09 10:01:15 -07:00
2017-05-12 10:04:09 -07:00
2017-05-04 19:15:35 -07:00
2017-05-04 19:15:35 -07:00
2017-05-09 10:01:15 -07:00
2017-05-10 19:37:14 -07:00
2017-05-10 11:33:08 -07:00
2017-05-12 10:04:09 -07:00
2017-05-05 19:33:07 -07:00
2017-05-05 11:36:44 -07:00
2017-05-11 11:12:26 -07:00