Ben Hutchings 65f0b417de sfc: Use write-combining to reduce TX latency
Based on work by Neil Turton <nturton@solarflare.com> and
Kieran Mansley <kmansley@solarflare.com>.

The BIU has now been verified to handle 3- and 4-dword writes within a
single 128-bit register correctly.  This means we can enable write-
combining and only insert write barriers between writes to distinct
registers.

This has been observed to save about 0.5 us when pushing a TX
descriptor to an empty TX queue.

Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2011-03-04 17:58:42 +00:00
..
2011-02-15 15:25:48 -05:00
2011-01-13 08:03:09 -08:00
2011-01-20 21:37:29 +10:30
2011-01-26 10:50:00 +10:00
2011-02-01 16:48:46 +02:00