Tony Luck e464121f2d x86/cpu: Add Xeon Icelake-D to list of CPUs that support PPIN
Missed adding the Icelake-D CPU to the list. It uses the same MSRs
to control and read the inventory number as all the other models.

Fixes: dc6b025de95b ("x86/mce: Add Xeon Icelake to list of CPUs that support PPIN")
Reported-by: Ailin Xu <ailin.xu@intel.com>
Signed-off-by: Tony Luck <tony.luck@intel.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Cc: <stable@vger.kernel.org>
Link: https://lore.kernel.org/r/20220121174743.1875294-2-tony.luck@intel.com
2022-01-25 18:40:30 +01:00
..
2022-01-23 06:20:44 +02:00
2022-01-16 16:15:14 +02:00
2022-01-11 10:25:36 -08:00
2022-01-16 15:53:00 +02:00
2020-11-24 16:47:49 +01:00
2021-11-02 22:22:13 -07:00
2021-12-13 12:04:45 -06:00
2021-04-26 15:10:25 -07:00
2022-01-21 09:10:46 +02:00
2021-06-29 12:36:59 -07:00
2021-03-18 15:31:53 +01:00
2022-01-16 16:15:14 +02:00
2021-12-01 00:06:43 +01:00
2021-03-18 15:31:53 +01:00
2020-08-20 13:12:58 +02:00
2021-03-18 15:31:53 +01:00
2021-10-25 23:02:36 -04:00
2021-12-11 09:09:50 +01:00