Angelo Dureghello 6686317855 net: dsa: mv88e6xxx: add mv88e6321 rsvd2cpu
Add rsvd2cpu capability for mv88e6321 model, to allow proper bpdu
processing.

Signed-off-by: Angelo Dureghello <angelo.dureghello@timesys.com>
Fixes: 51c901a775621 ("net: dsa: mv88e6xxx: distinguish Global 2 Rsvd2CPU")
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
2023-04-28 09:57:32 +01:00
..
2023-04-25 17:43:44 -07:00
2023-04-25 18:44:10 -07:00
2023-04-26 15:39:25 -07:00
2023-04-25 18:44:10 -07:00
2023-04-26 12:52:58 -07:00
2023-04-25 12:22:11 -07:00
2023-03-21 10:47:06 -07:00
2023-02-25 09:19:23 -08:00
2023-04-25 12:02:16 -07:00
2023-04-25 12:39:01 -07:00
2023-04-25 18:37:41 -07:00
2023-04-25 17:18:18 -07:00
2023-04-13 16:43:38 -07:00
2023-02-24 12:58:55 -08:00
2023-03-06 12:33:01 +02:00
2023-04-25 18:32:43 -07:00
2023-02-28 16:05:01 -08:00
2023-02-21 12:13:58 -08:00
2023-04-25 18:37:41 -07:00
2023-04-26 15:39:25 -07:00
2023-04-25 18:32:43 -07:00
2023-02-24 12:58:55 -08:00
2023-02-23 15:09:31 -08:00
2023-02-25 11:00:06 -08:00
2023-04-25 17:38:25 -07:00
2023-04-25 17:18:18 -07:00
2023-04-25 12:02:16 -07:00
2023-04-26 16:07:23 -07:00
2023-04-25 16:12:15 -07:00
2023-04-17 11:51:14 +02:00
2023-04-25 17:23:42 -07:00
2023-03-20 15:39:14 +01:00
2023-02-25 11:48:02 -08:00
2023-04-26 12:52:58 -07:00
2023-04-13 15:21:56 -07:00
2023-02-24 12:58:55 -08:00
2023-04-25 12:39:01 -07:00
2023-04-25 17:18:18 -07:00
2023-04-25 17:38:25 -07:00
2023-03-03 09:15:50 -08:00
2023-04-26 16:07:23 -07:00
2023-04-26 16:07:23 -07:00
2023-03-01 09:44:22 -08:00
2023-04-25 17:18:18 -07:00
2023-02-24 17:29:52 -08:00
2023-04-19 13:49:31 -07:00
2023-04-26 16:07:23 -07:00
2023-04-26 16:07:23 -07:00
2023-04-26 15:39:25 -07:00
2023-04-26 16:07:23 -07:00
2023-04-26 16:07:23 -07:00
2023-04-25 16:59:48 -07:00
2023-03-02 11:12:01 -08:00
2023-04-26 15:39:25 -07:00
2023-02-26 11:53:25 -08:00