Jammy Zhou 66b3cf2ab3 drm/amdgpu: add ctx_id to the WAIT_CS IOCTL (v4)
It is required to support fence per context.

v2: add amdgpu_ctx_get/put
v3: improve get/put
v4: squash hlock fix

Signed-off-by: Jammy Zhou <Jammy.Zhou@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
2015-06-03 21:03:29 -04:00
..
2015-06-04 09:23:51 +10:00
2015-05-07 13:09:25 +10:00
2015-06-04 09:23:51 +10:00
2015-05-26 16:17:06 +10:00
2015-06-03 14:17:38 +02:00
2015-05-26 15:50:42 +02:00
2014-12-16 08:56:55 +01:00
2015-05-26 15:50:42 +02:00
2015-05-05 09:46:38 +02:00
2015-03-13 17:37:35 +01:00
2015-03-13 17:37:35 +01:00
2015-05-29 09:17:57 +10:00
2015-03-13 17:37:35 +01:00
2015-03-13 17:37:35 +01:00
2015-06-03 21:03:15 -04:00
2015-06-03 21:03:15 -04:00