Biju Das 67f80edf83 clk: renesas: r9a07g044: Add DSI clock and reset entries
Add DSI clock and reset entries to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20220430114156.6260-10-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-05-05 12:10:21 +02:00
..
2022-03-11 18:22:15 -08:00
2022-03-11 18:22:15 -08:00
2022-03-11 18:22:15 -08:00
2022-03-11 18:22:15 -08:00
2020-12-07 16:56:41 -08:00
2021-11-02 14:28:51 -07:00