Boris Brezillon 68af4fa8f3 clk: bcm2835: Avoid overwriting the div info when disabling a pll_div clk
bcm2835_pll_divider_off() is resetting the divider field in the A2W reg
to zero when disabling the clock.

Make sure we preserve this value by reading the previous a2w_reg value
first and ORing the result with A2W_PLL_CHANNEL_DISABLE.

Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>
Fixes: 41691b8862e2 ("clk: bcm2835: Add support for programming the audio domain clocks")
Cc: <stable@vger.kernel.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-12-08 14:55:04 -08:00
..
2016-11-16 11:16:07 -08:00
2016-10-07 21:34:49 -07:00
2016-03-02 17:44:59 -08:00
2016-11-21 17:27:02 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-11-16 11:19:20 -08:00
2016-07-12 11:24:07 +02:00
2016-03-02 17:48:26 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00
2016-10-27 18:40:40 -07:00