Manasi Navare 69903dfae0 drm/i915/icl: Fix the TRANS_DDI_FUNC_CTL2 bitfield macro
This patch fixes the PORT_SYNC_MODE_MASTER_SELECT macro
to correctly do the left shifting to set the port sync
master select correctly.
I have tested this fix on ICL.

Fixes: 49edbd49786e ("drm/i915/icl: Define TRANS_DDI_FUNC_CTL DSI registers")
Cc: Madhav Chauhan <madhav.chauhan@intel.com>
Cc: Jani Nikula <jani.nikula@intel.com>
Cc: <stable@vger.kernel.org> # v5.0+
Signed-off-by: Manasi Navare <manasi.d.navare@intel.com>
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190319221847.21311-1-manasi.d.navare@intel.com
(cherry picked from commit 7264aebb81d15aa6bbed650c816bba90f026bc35)
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
2019-03-21 12:57:32 -07:00
..
2019-01-24 13:20:42 +01:00
2019-01-24 13:20:42 +01:00
2019-03-04 12:02:55 +10:00
2019-03-08 08:23:15 -08:00
2019-02-05 10:28:13 +01:00
2019-01-29 15:45:21 +01:00
2019-01-24 13:20:42 +01:00
2019-02-18 13:27:15 +10:00
2019-01-29 15:45:21 +01:00
2019-03-08 08:23:15 -08:00
2019-03-12 10:04:00 -07:00
2019-02-18 13:27:15 +10:00
2019-01-24 13:20:42 +01:00
2019-01-29 15:45:21 +01:00
2019-03-04 12:02:55 +10:00
2019-02-18 13:27:15 +10:00
2019-01-24 13:20:42 +01:00
2019-01-24 13:20:42 +01:00
2019-02-18 13:27:15 +10:00
2019-02-11 13:32:49 +10:00
2019-01-24 13:20:42 +01:00
2019-01-24 13:20:42 +01:00
2019-01-24 13:20:42 +01:00
2019-02-18 13:27:15 +10:00
2019-02-18 13:27:15 +10:00
2019-03-09 15:53:03 -08:00
2019-01-24 13:20:42 +01:00
2019-02-18 13:27:15 +10:00
2019-01-10 05:58:52 +10:00
2018-11-20 14:56:18 +01:00
2019-01-12 13:07:30 +01:00
2019-02-18 13:27:15 +10:00
2019-03-05 08:14:22 +10:00
2019-01-10 05:58:52 +10:00
2019-01-29 15:45:21 +01:00
2019-02-18 13:27:15 +10:00
2019-02-04 10:21:17 +01:00
2019-01-10 05:58:52 +10:00
2019-02-18 13:27:15 +10:00
2019-01-12 13:07:58 +01:00
2018-11-30 10:57:18 +01:00